Abstract: Interleaved switching converters are used in several applications such as power source for a PC microprocessor, one of their advantages is the capability to cancel a portion of the current ripple generated by the switching action, in the output for a buck case and in the input for a boost case. Depending to the voltage gain the operate, that current ripple can be equal to zero. Interleaving connections are made with converters of the same topology, this work explores the interleaving connection of unequal topologies Boost and Cuk, the objective is to develop an interleaving boost topology to reduce the total harmonic distortion at the input current in the full operating range, the input current ripple represents the power quality of switching mode power supplies from the input source point of view. The combined converter achieves a larger voltage gain compared with the traditional boost converter but their main advantage is the extra degree of freedom on reducing the input current ripple for certain operating conditions. Experimental results are provided to verify the theoretical analysis and prof the principle of operation.
Introduction
A wide variety of applications require a step up converter, such as photovoltaic generation, fuel-cells generation, electric vehicles, power factor correction, etc. [1, 2] . The boost converter topology is the most utilized step up converter. The main power quality parameter is the input current ripple. Renewable energy applications require the input current to be continuous for the implementation of maximum power point tracking algorithms [1] . Furthermore, it is desired to have an input current ripple as small as possible.
The traditional boost converter is the most common topology for that purpose, see Fig. 1 , a short explanation will be provided here, a more detailed explanation is available in [3] . The PWM is based on the comparison of a triangular carrier against a DC signal representing the duty cycle, when the duty cycle is larger than the carrier, the switch closes (both carrier and duty cycle takes values between 0 and 1), Fig. 1 shows the carrier compared to the duty cycle, and the switching function of the transistor s, the diode is so-called " s to indicate is switching function is opposite to the witching function of s in continuous conduction mode [3] . Due the comparison, the transistors keeps closed a time DT S , where T S is the switching period, the inverse of the switching frequency f S . Fig. 1 also shows the current waveforms, which is composed by a dc component I L plus a triangular ac waveform, the maximum deviation from the dc component is called ripple. The basic equation of an inductor is:
If the voltage remains constant, the equation can be simplified to:
Considering the period of time when the transistor is closed, the voltage across the inductor is the input voltage and from the basic equation of the inductor, the current ripple can be expressed as:
In (3) the number 2 comes from the fact that during this period, the current rises twice of the ripple defined in Fig. 1 . From (3) the ripple can be reduced by increasing either the inductance or the switching frequency, both parameters are limited by goals of price, size and efficiency, increasing the input inductance reduces the current ripple but increases the size and cost of the converter [2] , the dynamics of the converter is also slower when the inductor is large [2] , and the selection of the input inductor becomes a trade-off between power quality and size and cost.
Several approaches to reduce the input current ripple have been proposed, such as ripple cancelation based on magnetic coupling [4, 5] , with good performance but the power stage and magnetics components need to be designed specifically for the application.
The interleaved connection of equal converters is commonly used, see Fig. 2 where two equal boost converters are connected in parallel, the PWM scheme is also shown in Fig. 2 based on two triangular carriers and a single duty cycle.
The main advantage of interleaving topologies is that a percentage of the inductors current ripple is canceled, and then the input current ripple is smaller than the current ripple in each inductor, see Fig. 2 , the ripple also achieves zero ripple in some operation points [6] that depends on the number of interleaved converters, if there are two equals interleaving boost converters, the input current ripple is zero when the duty cycle is 0.5 and the gain is 2.
Other publications in the state of the art proposed specially designed topologies to perfectly cancel the input current ripple in an arbitrary pre-selected duty cycle (or pre-selected gain) [7, 8] . Another approach to overcome this challenge are active cancelation circuits [9, 10] , see Fig. 3 .
Summarizing, current ripple cancelation can be achieved with magnetic coupling cancelation but special magnetic components are required [4, 5] (cannot be done with commercial devices), it is also possible with interleaving equal converters (can be done with commercial and actually with commercial converters) but the perfect cancelation of the ripple depends on the number of interleaved converters and the duty cycle [6] (not flexible). There are topologies in which the zero ripple cancelation point can be selected (flexible) [7, 8, 9, 10] , and they can be done with commercial devices, but they cannot be done with commercial converters. Using commercial converters instead of customized to achieve the discussed challenge can expedite the design process and reduce the cost, which is highly desirable.
This work proposes the interleaving of unequal switching converters, specifically the boost and Cuk converters, both converters contain an input inductor and are controlled by different transistors, the interconnection along with an special Fig. 3 . Ripple canceling topologies (a) studied in [9] , (b) studied in [10] .
PWM methodology allow to achieve zero-ripple in a pre-selected duty cycle, since the Cuk converter provides negative output voltage, the load can be connecter between both output points achieving a higher voltage gain compared to the traditional boost converter, another advantage of the proposition is that commercial converters "of-the-shelf " may be combined to achieve the zero ripple at the preselected duty cycle. The paper is organized as follows. Section I provides the introduction and motivation of the manuscript. Section II exposes the proposed combination, Section III presents the current ripple canceling technique and design guidelines with simulation waveforms to explain the theoretical analysis. Experimental results validate the approach in Section IV, and Section V present conclusions. Fig. 4 shows the proposed combination of a Boost and a Cuk converter and important waveforms.
Proposed combination
Both are well known converters with proven operation [3] , lets define the duty cycle d x ðx¼1;2Þ for transistor each transistor s x , the voltage v y ðy¼1;2;3Þ as the voltage of each capacitor C y , and the current i z ðz¼1;2;3Þ as the current of each inductor L z , the steady state operation can be summarized as follows: 
Where capital letter indicates the dc component of each variable, I o represents the output current. The output voltage is provided by the series connection of C 1 and C 3 , considering the load resistance R, then the output characteristics can be expressed as:
Even if both converters are well known, their interleaving combination provides 2 mayor advantages: (i) The output voltage of the Boost converter is positive to the input reference, while the Cuk converter provides a negative output, this allows the load connection from C 1 to C 3 , as shown in Fig. 4 achieving a larger voltage gain compared to each individual converter.
(ii) The mayor advantage is that the input current is the summation of i 1 and i 2 , providing an extra degree of freedom to implement a cancelation technique for the input current ripple, as will be explained.
Operation principle and canceling technique
Achieving zero current ripple is an attractive capability, traditional interleaving boost converter [6] can do that for specific duty cycles, but those specific duty cycles depends on the number of switching stages and cannot be arbitrary selected, canceling topologies [7, 8] have the flexibility of selecting the operation point in which the input current have zero ripple. It is important to remember than in practice the duty cycle can change due feedback controller operation to maintain the output voltage, but in most cases there is a nominal value which remains most of the time.
For the sake of simplicity lets define the duty cycle for the entire converter as d ¼ d 2 , and let's define d 1 as a fraction of d by multiplying d by a factor k.
The output voltage (6) can be rewritten considering (7) becoming (8):
Fig . 5 shows a comparison of voltage gains, with the proposed composite converter when k ¼ 2=3 and then k ¼ 1, the comparison is again the traditional boost converter, the gain of the composite structure is larger but its gain is not the main advantage, key advantage is the capability to choose where the current ripple in inductors cancels a larger portion in the input current ripple. By inspection of Fig. 4(b) , the current waveforms in the predefined zero ripple duty cycle, there is a clear relation among duty cycle of each switch and inductance of both input inductors which can be calculated in order to set this operation point. For this purpose, two conditions should hold, illustrated in Fig. 4(b) : (i) the time period in which a current is rising should match the time period in which the other current is falling. In this case the duty cycle of the boost stage is the complement of the Cuk stage, the second condition is (ii) the amplitude of ripples in both inductors should be the same. Second condition is expressed as:
Substituting (7) into (9), leads to:
Substituting (9) in (10) and considering the second condition:
Substituting (11) into (8), and solving for the gain G, defined as V o =V g , leads to:
4 Design procedure and PWM details
In order to design a converter with this characteristics, the steps to follow may be: (i) To decide the nominal gain, in which the duty cycle must have zero ripple, according with input voltage and the desired output voltage.
(ii) Select the zero ripple duty cycle from (12) and the nominal gain.
(iii) Calculate k, from (11) and the zero ripple duty cycle. From k, and the rest of the design requirements, for example, the current ripple of individual components, inductors may be selected (10) .
The traditional two phases PWM used for interleaving converters may be used for this combination with a small modification, as shown in Fig. 4(c) , the duty cycle has to be multiplied by k, before the comparison again the triangular carrier, both carriers have an amplitude of one, and there is a 180°phase shift among them. 
Experimental results
In order to corroborate the principle of the proposition, an experimental setup was developed with the schematic of Fig. 4 , with parameters shown in Table I .
The experimental results corroborate the possibility of canceling the input current ripple, the input current ripple is reduced compared with a single converter and is zero when the duty cycle follows equation (12). Fig. 6, Fig. 7 and Fig. 8 shows the output voltage, the firing signal for transistor S 2 , the important corrent waveforms, with an input voltage is 12 V. 
Conclusion
During this work, we proposed and explored the interleaving of unequal switching converters, in this case the boost and Cuk converters, the input of the converters are connected on parallel while the output is taken in series, since both converters contain an input inductor and are controlled by different transistors, it was possible to make current ripples to cancel each other achieving zero-ripple in a pre-selected duty cycle or voltage gain, since the Cuk converter provides negative output voltage, the load can be connecter between both output points achieving a higher voltage gain compared to the traditional boost converter, another advantage of the proposition is that commercial converters "off-the-shelf " may be combined to achieve the zero ripple at the preselected duty cycle, which is highly desirable in renewable energy applications.
